| General Parameters: |
|---|
| Status: | Active |
|---|
| Product Details: | Quantic PMI Model PTRAN-100M18G-SDLVA-2SFB-3UVPX-P4-MAH is a Transceiver covering 100 MHz to 18 GHz and fits into a 3U Open VPX form factor utilizing a high-speed VITA 67 connector. This unit up-converts a 100 MHz to 4 GHz transmit signal to the 2 GHz TO 18 GHz range. The unit also down-converts a 100 MHz to 18 GHz received signal to the 100 MHz to 4 GHz intermediate frequency range for analog to digital conversion. A receive filter bank incorporates a 2-way absorptive switch to select an input, along with two 6-way switches allowing one of six filter paths to be chosen. A second receive switching filter bank provides an additional five filter paths. Two filter banks are also used on the transmit path, with two six-way switches allowing one of six filter paths to be chosen in the first, and an additional five filter paths are included in the second. The unit is made to attach an FPGA card allowing for a total solution. |
|---|
| Inputs: | J1, J4A, J4B, J9, J10 |
|---|
| J1 Input: | RF Receive Input |
|---|
| Frequency J1: | 100 MHz to 18.0 GHz |
|---|
| SW CTL B (Trigger): | TTL 0: Limited RF CH SPST Switch On (Insertion Loss),
TTL 1: Limited RF CH SPST Switch Off (Isolation) |
|---|
| V0 (Video Comparator Signal Amplitude): | LVTTL |
|---|
| Video Comparator Delay: | 50 ns Typ |
|---|
| Log Linearity: | ±1.75 dB (-40 °C to +85 °C) Max |
|---|
| Power Level J1: | -80 to +10 dBm Typ |
|---|
| Connector J1: | SMPM (M) |
|---|
| Frequency J4A: | 100 MHz to 4.0 GHz |
|---|
| Power Level J4A: | 0 dBm Typ |
|---|
| Connector J4A: | VITA 67 |
|---|
| Frequency J4B: | 100 MHz to 4.0 GHz |
|---|
| Power Level J4B: | 0 dBm Typ |
|---|
| Connector J4B: | VITA 67 |
|---|
| Frequency J9: | 4.0 to 20.0 GHz |
|---|
| Power Level J9: | +10 dBm Min, +20 dBm Typ |
|---|
| Connector J9: | VITA 67 |
|---|
| Frequency J10: | 4.0 to 20.0 GHz |
|---|
| Power Level J10: | +10 dBm Min, +20 dBm Typ |
|---|
| Connector J10: | VITA 67 |
|---|
| Frequency J3A: | 100 MHz to 4.0 GHz |
|---|
| Power Level J3A: | 0 dBm Typ for Limited SDLVA Channel |
|---|
| Connector J3A: | VITA 67 |
|---|
| Frequency J3B: | 100 MHz to 4.0 GHz |
|---|
| Power Level J3B: | 0 dBm Typ for Limited SDLVA Channel |
|---|
| Connector J3B: | VITA 67 |
|---|
| Frequency J6: | 100 MHz to 18.0 GHz |
|---|
| Power Level J6: | 0 to +10 dBm Typ |
|---|
| Connector J6: | SMPM (M) |
|---|
| Frequency J8: | 100 MHz to 18.0 GHz |
|---|
| Power Level J8: | -40 to -30 dBm Output |
|---|
| Connector J8: | SMPM (M) |
|---|
| Connector J11: | SMA (F) (Cabled to UMC (F)) |
|---|
| Connector J12: | Mezzanine Connector |
|---|
| TTL 1 Logic '0': | Output to TX Filter Bank, RX-Backplane/Input (J1) |
|---|
| TTL 1 Logic '1': | Output to RX Filter Bank, RX - Transceiver Input |
|---|
| TTL 2 Logic '000': | Thru Channel |
|---|
| TTL 2 Logic '001': | Channel 1 |
|---|
| TTL 2 Logic '010': | Channel 2 |
|---|
| TTL 2 Logic '011': | Channel 3 |
|---|
| TTL 2 Logic '100': | Channel 4 |
|---|
| TTL 2 Logic '101': | Channel 5 |
|---|
| TTL 2 Logic '110': | Not Defined |
|---|
| TTL 2 Logic '111': | Not Defined |
|---|
| TTL 3 Logic '0': | Limited RF Output Channel |
|---|
| TTL 3 Logic '1': | Linear RF Output Channel |
|---|
| TTL 4 Logic '0': | Thru Channel |
|---|
| TTL 4 Logic '1': | Down-Converted Channel |
|---|
| TTL 5 Logic '0': | IF1 Output |
|---|
| TTL 5 Logic '1': | IF2 Output |
|---|
| TTL 6 Logic '0': | IF1 Input |
|---|
| TTL 6 Logic '1': | IF2 Input |
|---|
| TTL 7 Logic '0': | Thru Channel |
|---|
| TTL 7 Logic '1': | Up-Converted Channel |
|---|
| TTL 8 Logic '000': | Thru Channel |
|---|
| TTL 8 Logic '001': | Channel 1 |
|---|
| TTL 8 Logic '010': | Channel 2 |
|---|
| TTL 8 Logic '011': | Channel 3 |
|---|
| TTL 8 Logic '100': | Channel 4 |
|---|
| TTL 8 Logic '101': | Channel 5 |
|---|
| TTL 8 Logic '110': | Not Defined |
|---|
| TTL 8 Logic '111': | Not Defined |
|---|
| TTL 9 Logic '00000': | 0 dB Attenuation |
|---|
| TTL 9 Logic '11111': | 31 dB Attenuation |
|---|
| TTL10: | LO Select |
|---|
| TTL10 Logic '00': | M1-LO1 M2-LO1 |
|---|
| TTL10 Logic '01': | M1-LO1 M2-LO2 |
|---|
| TTL10 Logic '10': | M1-LO2 M2-LO1 |
|---|
| TTL10 Logic '11': | M1-LO2 M2-LO2 |
|---|
| TTL11: | SDLVA Threshold Adjust |
|---|
| TTL11 Logic '000000': | Lowest Threshold Level |
|---|
| TTL11 Logic '111111': | Highest Threshold Level |
|---|
| TTL12: | SDLVA CTL A (Enable) |
|---|
| TTL12 Logic '0': | Internal Comparator Triggered SPST |
|---|
| TTL12 Logic '1': | External Trigger Enable (SW CTL B) |
|---|
| TTL13: | SDLVA CTL B (Trigger) |
|---|
| TTL13 Logic '0': | Limited RF CH SPST Switch On (Insertion Loss) |
|---|
| TTL13 Logic '1': | Limited RF CH SPST Switch Off (Isolation) |
|---|
| TTL14: | Receive High Frequency Filter Select |
|---|
| TTL14 Logic '000': | Thru Channel |
|---|
| TTL14 Logic '001': | Channel 1 |
|---|
| TTL14 Logic '010': | Channel 2 |
|---|
| TTL14 Logic '011': | Channel 3 |
|---|
| TTL14 Logic '100': | Channel 4 |
|---|
| TTL14 Logic '101': | Not Defined |
|---|
| TTL14 Logic '110': | Not Defined |
|---|
| TTL14 Logic '111': | Not Defined |
|---|
| TTL15: | Transmit High Frequency Filter Select |
|---|
| TTL15 Logic '000': | Thru Channel |
|---|
| TTL15 Logic '001': | Channel 1 |
|---|
| TTL15 Logic '010': | Channel 2 |
|---|
| TTL15 Logic '011': | Channel 3 |
|---|
| TTL15 Logic '100': | Channel 4 |
|---|
| TTL15 Logic '101': | Not Defined |
|---|
| TTL15 Logic '110': | Not Defined |
|---|
| TTL15 Logic '111': | Not Defined |
|---|